


Hybrid CPU/FPGA Computing and Applications



Achieving Performance, Productivity, Portability

Michael S. Babst, Ph.D.
President
301-977-5970 x705
mike.babst@dsplogic.com



DSPlogic
www.dsplogic.com
1-877-DSP-LOGIC

Reconfigurable Computing Mission

***Achieve Maximum ~~Algorithm~~ Acceleration
with Minimum Investment***



***Key Requirements of any
RC Development Flow:***



Performance



Productivity



Portability

Sweet RC Dreams...

I am so happy, my C code runs 100x faster without changing one line of code. It runs on everyone's reconfigurable computer, so I can easily compare them and just buy the fastest one! It even runs on both Xilinx *and* Altera FPGAs!






- ❑ *What* kind of C do I have to learn?
- ❑ Can't you partition my algorithm for me?
- ❑ Fixed point? You must be kidding!
- ❑ Did you say – VHDL?

CPU vs. FPGA Computing

```
struct s_point pointprojection(struct s_plane plane, struct s_point p1)
{
//Get the projection of point p1 on the plane
v = p1 - plane.p; result = v - (v*plane.n)plane.n + plane.p
//
double temp;
struct s_point vec1, proj;
//
//
vec1.x = p1.x-plane.p.x;
vec1.y = p1.y-plane.p.y;
vec1.z = p1.z-plane.p.z;
//
//          temp = vec1 dot plane.n
//
temp = plane.n.x*vec1.x + plane.n.y*vec1.y + plane.n.z*vec1.z;
//
//Get the global coordinates for p1's projection
//
proj.x = vec1.x - temp*plane.n.x + plane.p.x;
proj.y = vec1.y - temp*plane.n.y + plane.p.y;
proj.z = vec1.z - temp*plane.n.z + plane.p.z;


return proj;
}
```



CPU:
One Big, Fast Engine

```
struct s_point pointprojection(struct s_plane plane, struct s_point p1)
{
//Get the projection of point p1 on the plane
v = p1 - plane.p; result = v - (v*plane.n)plane.n + plane.p
//
double temp;
struct s_point vec1, proj;
//
//
vec1.x = p1.x-plane.p.x;
vec1.y = p1.y-plane.p.y;
vec1.z = p1.z-plane.p.z;
//
//          temp = vec1 dot plane.n
//
temp = plane.n.x*vec1.x + plane.n.y*vec1.y + plane.n.z*vec1.z;
//
//Get the global coordinates for p1's projection
//
proj.x = vec1.x - temp*plane.n.x + plane.p.x;
proj.y = vec1.y - temp*plane.n.y + plane.p.y;
proj.z = vec1.z - temp*plane.n.z + plane.p.z;

return proj;
}
```



FPGA:
**Many Small, Slow,
Specialized Engines**

Hybrid CPU/FPGA Platforms and Applications



Success Depends Upon...


Algorithm Understanding

Interfaces

Programming and Debugging


Compilation

Implementation



0 1 0 1 1 0 1 0 1 1 0 1

0 1 0 0 1 0 1 0 0 1 1 0 :



What is the RC Toolbox?



□ Programming Environment

- MATLAB/Simulink under Windows



□ Target Runtime Environment

- Linux, Windows
- Matlab/Simulink Not Required
- Platform Support Packages




Interface Abstraction for Portability

□ How will you call the Accelerated Function?


Function	OpenFPGA GenAPI	RCIO API
Setup Accelerator Function Call	ofpga_init ofpga_load_algorithm ofpga_status ofpga_close ofpga_run	rcio_init rcio_config rcio_status rcio_close
Send/Receive Data to Accelerated Function	ofpg_send ofpga_receive	rcio_send rcio_receive rcio_stream
Send/Receive Constants to Accelerated Function	ofpga_write_register ofpga_read_register	rcio_writeparam rcio_readparam

Interface Abstraction for Portability





Interface Abstraction - HAL

- How will you program the Accelerated Function?




Reconfigurable Computing Toolbox

- High-Level, General Purpose Graphical Programming Language Providing:
 - 200 MHz Typical Clock Speeds on Virtex 2 and Virtex 4
 - Easily express of parallelism and pipelining
- High Performance
 - 200 MHz Typical Clock Speeds on Virtex 2 and Virtex 4
 - Easily express of parallelism and pipelining
- High Productivity
 - High-Level Programming Abstraction
 - Low learning curve
 - Debugging within Matlab
 - Optimized Bitstream Generation within MATLAB™
- High Portability
 - Interface Abstraction
 - Multiple CPU(s) /FPGA(s)
 - Embedded, portable, desktop, HPC



Programming and Debugging Environment



- Program, Debug, and Validate entire Accelerated Function within Matlab and Simulink.
- Simulate / Validate FPGA core
 - Only User Application Needs to be Simulated
- Generate Function inputs and Analyze Outputs in Matlab
 - Convenient use of standard Matlab vector/matrix handling, Plotting, etc.
- Debug for all target platforms simultaneously
 - Target Runtime Platform is Selectable in Platform Builder
 - Guaranteed operation up to SW API level
- Target/Runtime Environment
 - Windows or Linux Platform
 - Does not require Matlab, Simulink, Windows


High-Level Graphical Programming

For Performance, Productivity, and Portability



Programming Abstractions for Portability


- Multiple FPGA *Programming* Abstractions
 - High level for domain experts and programmers
 - Low level for FPGA experts



Sequential Programming

□ Example main() program

```
// Equivalent pseudo code  
  
outputs main(inputs){  
    temps    = function1(inputs);  
    outputs = function2(temps);  
}
```




- Hierarchical variable scope
- Data Types Automatically Propagated
- Variables with Global and Local Scope Minimize Clutter

Parallel Programming

```
// Equivalent pseudo code

parallel_function(inputs, outputs1, outputs2){
    #pragma parallel
    outputs1 = function1(inputs);
    outputs2 = function2(inputs);
}
```





Conditional Branch (if-then-else)


- If condition is true, initiate a task
 - otherwise, initiate an alternate task
- Requires Combine block, i.e. "}"

// Equivalent pseudo code


```
if (a xx b) {  
    do_this();  
}  
else {  
    do_that();  
}
```



Parallel vs. Branch/Switch operations




**More Efficient
Resource Usage**



Iterative Constructs (Loops)

```
// Equivalent software operation
```

```
for (k=10;k>=0;k=k-1){  
    loop_function(index);  
}
```



Function Block Parameters: Loop

DSLogic: Loop Controller (mask)

Loop controller - Create a loop process, equivalent to the C statement:
for (INDEX = initialValue; INDEX <= limitValue ; INDEX = INDEX + increment){}
The following relational operators may be used to determine the end of the loop:
<, >, <=, >=

Loop parameters may be fixed or variable.
When Loop Parameters = 'Fixed', all loop parameters are entered into the block mask.
When Loop Parameters = 'Use Inputs', The Minimum and Maximum Loop Count should be set greater than the largest range of expected input values. Using smaller values for Minimum and Maximum Loop Count will conserve hardware resources.

NEXT will be asserted each time a new loop iteration starts. The value of NEXT is persistent and will be valid during the entire loop process.
There is a 1 cycle latency between START and the first NEXT assertion.
There is a 1 cycle latency between CONTINUE and NEXT.

Parameters

Loop Parameters: **Fixed**

Initial Value: 10

Limit Value: 0

Increment: -1


Limit Value Comparison Type: **Greater than or equal to**

OK Cancel Help Apply

Pipelined Loop

// Equivalent software operation

```
for (k=0;k<loop_count;k++){  
    loop_function(data1);  
}
```



- Simple loop execution
 - 'Loop' initiates execution of 'loop_function' in accordance with loop equation
 - 'K' is updated and valid on each 'loop_function/start'
- Pipelined
 - 'Loop' will start 'loop_function' on consecutive clock cycles until loop is complete or a 'break' event occurs.
- Uses
 - When maximum loop execution speed is required
 - When loop_function() has no data dependencies, or well-known dependencies.
- Break
 - 'loop_function' can force a break from loop any time
- Automatic pipeline latency handling
 - 'Pipeline Loop/done' is not asserted until 'loop_function' pipeline is completed.

Variable read/write operations

Declaration





Write Access

- Select Port
- Variable type automatically determined
- All ports must write same type



Read Access



Block Parameters: Global Variable

DSPlogic: Global Variable Declaration (mask) (link)


Instantiates a global variable. Use the Global Variable Write and Global Variable Read blocks to access the variable. Up to 4 write ports may be selected.

Parameters

Variable Name
var_name

Number of write ports 1

OK Cancel Help Apply



Function Block Parameters: Global Var Write

DSPlogic: Global Variable Write (mask) (link)

Write to a Global Variable.
Enter the global variable name matching the Global Variable Declaration.
A valid write port ID must be selected.

Parameters

Variable Name
var_name

Port Number 1

OK Cancel Help Apply


Memory / Arrays

Declaration




Write Access

- Select Port
- Variable type automatically determined
- All ports must write same type



Read Access



Block Parameters: Global Mem1

DSPllogic: Global Memory Declaration (mask) (link)

Instantiates a global memory. Use the Global Memory Write and Global Memory Read blocks to access the memory. Select either single or dual port modes. Single port mode supports simultaneous read and write. Dual port mode supports the following simultaneous operations:

- Port 1 read / Port 2 read
- Port 1 write / Port 2 write
- Port 1 write / Port 2 read
- Port 1 read / Port 2 write

In dual mode, the following are not supported simultaneously and will generate an error:

- Port 1 write / Port 1 read
- Port 2 write / Port 2 read

In Single Port Mode, the read and write latency is 1 cycle. In Dual Port Mode, the read and write latency is 2 cycles.

Parameters

Memory Name
x1

Number of Read / Write Ports 2

Memory Depth
MAXLEN

Initial Value Vector
zeros(1,MAXLEN)


OK Cancel Help Apply

Example Function

Reference function

```
function indx = testfunction(x1,y1,z1);  
  
lcount = length(x1);  
for j = 1:lcount  
    for k = 1:lcount  
        indx(j,k) = x1(j)*x1(k) + y1(j)*y1(k) + z1(j)*z1(k);  
    end  
end
```

Example – 3-D dot product



This simple program performs
6 memory reads, **3** Floating-point Multiplies and **2** Floating Point Adds
in **Parallel** and **Fully Pipelined** (once every clock cycle)

You Can Do It!



- ❑ Bioinformatics
- ❑ Seismic Processing
- ❑ Molecular Dynamics
- ❑ Crash Simulation
- ❑ Cryptography
- ❑ Database searching
- ❑ Finance
- ❑ Astrophysics
- ❑ Remote Sensing
- ❑ Signal and Image Processing
- ❑ Traffic Simulation

Not just for DSP!

Contact Information

□ For Additional Information, Please Contact:

Michael S. Babst, Ph.D.
President
301-977-5970 x705
mike.babst@dsplogic.com



DSPlogic

1-877-DSP-LOGIC
www.dsplogic.com